TwinT.hdl-studio
Activity
Manifest
Taxonomy
Description
Synthesize Verilog/SystemVerilog with Yosys and simulate the circuit on an interactive schematic, with waveforms and Lua scripting.
Archive
This site is cookieless. With your consent it loads privacy-friendly, self-hosted Umami analytics - anonymous page counts only, no tracking across sites.